SUMMARY A frequently occurring subcircuit consists of a loop of a resistor (R), a field-effect transistor (FET), and a capacitor (C). The FET acts as a switch, controlled at its gate terminal by a clock voltage. This subcircuit may be acting as a sample-and-hold (S/H), as a passive mixer (P-M), or as a bandpass filter or bandpass impedance. In this work, we will present a useful analysis that leads to a simple signal flow graph (SFG), which captures the FET-R-C circuit's action completely across a wide range of design parameters. The SFG dissects the circuit into three filtering functions and ideal sampling. This greatly simplifies analysis of frequency response, noise, input impedance, and conversion gain, and leads to guidelines for optimum design. This paper focuses on the analysis of a single-path FET-R-C circuit's signal transfer characteristics including the reconstruction of the complete waveform from the discrete-time sampled voltage.
Introduction
The FET-R-C circuit is a primitive building block that appears in many systems. The circuit, Fig. 1(a) , is composed of a series connection of a single Field Effect Transistor (FET), a resistor, and a capacitor, driven by a voltage or a current source. An additional resistor can be connected in parallel with the capacitor as an output load or to model leakage in the capacitance, or to define a filter's passband. The most well-known application of this circuit is a sampleand-hold (S/H) or a track-and-hold (T/H) in front of almost every analog-to-digital (A/D) converter, a fundamental building block in today's digital world which captures the input signal at the turn-off instant of the FET [1] - [3] . This simple circuit can also provide functions that include frequency translation of the incoming bandlimited signal. A representative application is a passive mixer (P-M) in an RF receiver that downconverts the input RF signal to IF or baseband [4] - [12] , or in an RF transmitter that upconverts the signal [13] . Also in RF applications, this circuit is used as a tunable bandpass filter or bandpass impedance [14] - [17] . If employed in an instrument such as an equivalenttime oscilloscope, this circuit would comprise the sampling head [18] . Indeed, this sampling circuit topology has been used for more than 50 years [19] , sometimes employing a diode bridge as the switch [2] , [18] , at other times a vacuum tube [20] . While these circuits are widely employed, there exists no unified theory to guide the design; We venture two reasons: a) This circuit transforms analog quantities from continuous time into analog quantities in discrete time, so it sits at the boundary between two heterogeneous time domains. Each is characterized by different methods: e.g. the Laplace variable s is customary for continuous time description, but the z variable for discrete time. b) It is a time-varying circuit that periodically partitions itself into two disjoint pieces.
Existing analyses of the sample-and-hold often model it as an ideal impulse sampler followed by a zero-order hold function [21, Sec. 8.9 ] [22, Sec. 2.4] . This high-level abstraction suffices when the signal processing of interest occurs after sampling. But when the sample-and-hold circuit's internal signal processing is itself the object of interest, this abstraction falls short. Many papers have been devoted to the analysis of the transfer characteristics of the FET-R-C circuit's S/H action [23] - [28] , while other papers develop the theory behind its mixing action [10] , [29] - [34] . In the two-part paper [35] , [36] we have provided, for the first time, a unified answer.
The analysis of this circuit in the literature [1] , [28] , [29] , [34] , [37] , is often limited in scope or focuses on a restricted structure, e.g. a purely capacitive load. The circuit invites a linear periodically time-variant (LPTV) analysis [38] which entails an infinite number of translated signals in frequency arising from periodic switching. Due to its mathematical complexity, however, the LPTV analysis does not always lend an intuitive understanding. Some approaches to analysis simplify their results through approximations at the expense of accuracy. While the correctness of the results is usually not in question because they can be checked against circuit simulation, for the purposes of circuit design we need an analysis that presents the circuit's operation in a form that is easily visualized, preferably with little loss of accuracy.
This paper will provide a brief introduction of some representative applications of the FET-R-C circuit. Then we will present a useful design-oriented analysis that leads to a signal flow graph (SFG), enabling a new visualization of the FET-R-C circuit's action across a wide range of design parameters and operating conditions. The SFG that describes the transfer characteristic gives us a complete understanding of the FET-R-C circuit behavior in a wide variety of applications, including a simple S/H, an N-path passive mixer, an N-path filter, a sampling oscilloscope, and so on. A signal flow graph for the reconstruction of the complete waveform from the discrete-time sampled voltage are discussed in detail. band [0, f s /2], where f s is a sampling frequency. Ideally, the S/H circuit should capture the input voltage at the sampling instant as in Fig. 2 (b) with no residual effect of the previous samples. To meet this requirement the switch-ON (tracking) period τ should be long enough compared to the RC time constant of the FET-R-C circuit so that the output fully tracks the input by the time that the switch turns OFF.
FET-R-C Circuit Applications

Sample-and-Hold Circuit
In the frequency domain, the input signal is aliased through the sampling action as shown in Fig. 2(c) . If the input signal is bandlimited within the 1 st Nyquist band, the original signal is reproduced from the discrete-time sampled signal.
Passive Mixer
The second example illustrated in Fig. 3(a) is a passive mixer. This use involves frequency translation. The passive mixer (P-M) is often used to downconvert the signal at radio frequency (RF) to baseband or intermediate frequency (IF) . Without loss of generality the different input and output frequencies f in and f out are defined as
where M is an integer that defines an undersampling ratio. When M = 1, the input frequency around f s is aliased to baseband through the sampling action as illustrated in Fig. 3(c) . For this use the RC bandwidth of the FET-R-C circuit is typically designed to be narrower than f in . Thus the output voltage does not fully track the input as illustrated in Fig. 3(b) . Still the output baseband component is recovered by the P-M design with appropriate parameter choice. Our analysis leads to guidelines for optimum design [35] , [36] . The P-M for RF application often uses a multi-path configuration that uses N identical FET-R-C circuits connected in parallel, each driven by a different phase of the clock. The clock signals use duty ratio D = 1/N to have non-overlapping switch-ON periods. The behavior of this multi-path configuration is also precisely modeled by our analysis [36] . Figure 4 illustrates an example of a sampling oscilloscope application. Since it is used to capture wideband periodic signal waveforms, the FET-R-C circuit has to be designed for wide bandwidth. Among other reasons to prevent disturbance of the device under test, impulse-like, narrow pulses are used to sample the voltage waveform of interest. Therefore the every voltage sample acquired by the FET-R-C circuit is a fraction of the input voltage being measured. Based on the literature a feedback circuit is used to compensate this attenuation, as illustrated in Fig. 4 (a) [39] - [41] . Figure 4 (b) shows the concept of the undersampling in time domain. A periodic input waveform is supposed to be sampled with a period of T s , which is set to be a multiple of the period of the input waveform plus a small time offset. With this time offset, relative sampling position gradually shifts with respect to the input waveform. Typically, the sampling frequency f s = 1/T s is much slower than the input frequency f in , hence the undersampling ratio M ≫ 1. A set of the sampled points reconstructs the shape of the input waveform at much slower frequency, which is recognized as a waveform expansion in time domain through sampling. In frequency domain, this sampling action is explained with Fig. 4(c) . Since the input is a periodic waveform, in frequency domain it is composed of harmonic frequency components that locate at integer multiples of the input fundamental frequency f in . Supposing f s ≪ f in , the sampling impulses are densely placed on the frequency axis as in Fig. 4 (c). By closely looking at f in , Mth sampling impulse is located at f in − f out by choosing f s to satisfy (1) . Therefore, through the sampling action the signal at f in is translated to f out at the output. Similarly, the k-th harmonic component of the input is translated to k f out . As a result, all the harmonic frequency components at k f in within the acceptable bandwidth are translated to much slower frequency components at k f out while preserving their relative position in frequency domain. That is, the input signal is compressed in frequency domain [42] . Therefore, through the sampling a high frequency and wideband input signal is reproduced as a lower frequency version while preserving its waveform shape in time domain.
Sampling Oscilloscope
Bandpass Impedance
Figure 5(a) illustrates an example of a bandpass impedance realized by a parallel connection of N-channel FET-R-C circuits. In contrast to the former three examples, this application does not depend on an input-to-output signal transfer function but instead uses the frequency response of the input impedance as a filter. A multi-channel implementation is commonly used. Supposing the output load impedance Z out is a parallel RC: then the driving-point impedance Z in at the input port becomes a frequency-shifted version of Z out [14] - [16] as shown in Fig. 5 (b). Since the impedance peak in frequency is determined by f s , this has been used as a bandpass circuit with tunable center frequency.
Transfer Characteristic of the FET-R-C Circuit
Figure 1(b) illustrates a simplified equivalent circuit of the original FET-R-C circuit in Fig. 1 (a), which is composed of an input voltage source v in (t) with its source resistance R s , an FET, and an output load consisting of a capacitance C and a resistance R L . The FET is modeled as an ON-resistance R on in series with an ideal switch that has an infinite OFFresistance and a zero ON-resistance. R s and R on in series The input voltage v in (t) of frequency f in is fed into the FET-R-C and is sampled with the ideal switch that is actuated by v s (t) at a frequency f s = 1/T s . We assume that both transition times of v s (t) are sufficiently small to be ignored for simplicity, though our analysis can be extended to take into account non-zero transition time. Due to the periodically operated switch, this circuit is inherently a Linear TimeVariant (LTV) system. Over the switch-ON period, however, we can treat this circuit as time-invariant. The detailed mathematical derivation of the signal transfer function and the SFG is given in [35] . In this paper we will introduce a more intuitive way to compose the SFG focusing on the case without a load resistance R L .
First, as shown in Fig. 6 (a), we start with the FET-R-C circuit with its switch always ON. This is simply an RC lowpass filter whose time-domain impulse response is an exponential decay as shown in the left-hand side of Fig. 6(b) , given by
By applying Fourier transformation we have the transfer function H RC ( jω in ):
Thus the SFG in frequency domain is just a transfer function of the RC lowpass filter as shown in Fig. 6(c) . Then as the second step, we assume that the switch FET is driven by a clock signal, whose period is T s = 1/ f s and duty cycle D is defined as D ≜ τ/T s as shown in 
where Π(t) is a unit rectangular window function as defined in [43, Chap. 4] . Thus Π ((t − τ/2)/τ) is a rectangular window function centered at t = τ/2 whose height and width are 1 and τ, respectively. In frequency domain, the time-domain waveform (4) is transformed to
which is drawn by the SFG in Fig. 7 (c) by the cascade of two continuous-time filters: an RC lowpass filter H RC and a raised comb filter H pre , which we call a pre-filter. Since the voltage of interest is the sampled v ⋆ out , an ideal periodic impulse sampling at T s appears after the pre-filter in Fig. 8(c) , where, following the notation in [43, Chap. 5] , the Dirac comb X is defined as
(7) † The superscript ⋆ indicates that the variable signifies a set of values that define a waveform in discrete time. Although no impulse sampler is physically present in the circuit of Fig. 1(a) , it appears implicitly in the act of capturing the instantaneous voltage on the capacitor at the moment the switch opens.
Then as the last step we remove the reset switch as shown in Fig. 8(a) . Based on superposition principle the present voltage sample is a sum of a sampled output of the pre-filter and a decayed version of the previous sample. Therefore, after the impulse sampling there is a discretetime integrator with a feedback gain exp(−τ/(RC)), which expresses the decaying effect of the previous sampled value on the present sample. This discrete-time filter is best described in the z-domain using the variable z ≡ e jω in T s such that
which we call a post-filter. When plotted on the continuous frequency axis as shown in the right-hand side of Fig. 8(b) , the post-filter H ⋆ post exhibits another raised-comb shape. As a whole, the signal transfer function of the FET-RC circuit is visualized by the SFG in Fig. 8(c) , which is the same as that in [35, Fig. 4 
The internal nodes of the SFG do not correspond to physically accessible nodes in the circuit. This SFG describes the two-node circuit as a cascade of four operations: a) A continuous-time RC lowpass filter H RC , b) a continuoustime raised comb filter H pre , followed by c) a sampler (
, a series of images of a discrete-time function on the continuous frequency axis that repeats at multiples of the sampling frequency f s .
After passing through two continuous-time filters H RC × H pre , the continuous voltage waveform is discretized through the periodic sampling at T s . This is equivalent to a convolution of its spectrum with a frequency-domain impulse train spaced apart by f s = 1/T s . The convolution gives rise to spectral images of the filtered input, thereby realizing frequency translation. The sampled waveform is processed by the discrete-time filter H 3.1 Simplification of the SFG Equation (9) and the SFG in Fig. 8(c) form the basis of a unified treatment and understanding of the FET-R-C circuits. They can be further simplified for specific cases, which lead to straightforward insights into design. The following subsections explain the simplification procedure for two representative examples of a S/H and a P-M circuit. To distinguish these two uses, the ratio between the ON period τ and the RC time constant is used as an indicator. In [37] , Soer et al. define τ/(RC) = 2 as the boundary between these two operation modes based on the fact that noise power spectral density is limited mostly by R in the mixer but by C in the S/H † . We have presented a detailed noise analysis in [36] , but for now we define this boundary condition as the point that the ripple in the passband of both H pre and H ⋆ post filters is roughly ±10% (±1dB). This ripple increases with smaller τ/(RC) until, owing to the residual effect of the previous voltage sample, it dominates the passive sampling mixer as shown in Fig. 9(b) . Now the peak transmission will occur at integer multiples of the sampling frequency only, a consequence of synchronous sampling and advantageous when the signal of interest is narrowband at f s .
Simplification for S/H
The S/H circuit is used in front of A/D converters to capture the input voltage at sampling instants. Since the output voltage has to fully track the input at the sampling instant, the RC bandwidth must be wide enough. In practice, the switch ON period τ is 5∼10×RC [22] . With this choice, exp (−τ/(RC)) ≈ 0, which eliminates the feedforward path in the pre-filter of Fig. 8(c) and the feedback path in the postfilter. This means that the present voltage sample is not affected by the previous one. This is one of the requirements of an ideal sample-and-hold. As a result, the SFG collapses into an elementary RC filter as shown in Fig. 10 . The transfer function from the input voltage to the sampled discretetime output voltage is now written as
and illustrated in Fig. 9 (a). Since exp (−τ/(RC)) ≈ 0, the † They use the symbol Γ = τ/(RC) in their paper.
passband ripple in both H pre and H ⋆ post disappears and their gain converges to 1. The cascade response is simply an RC lowpass. Thus the input voltage is merely subject to this RC filter H RC , then sampled by an ideal sampler. This is a complete model of a practical sample-and-hold circuit, and we say that the FET-R-C circuit is operating in S/H mode.
Simplification for P-M
This use involves frequency translation. Passive mixers will downconvert a narrowband spectrum of interest to a low intermediate frequency, so the output frequency f out is different from the input frequency f in . Without loss of generality, we can use (1). It follows that exp (− jω in T s ) = exp (− jω out T s ). A narrow sampling window τ must be used in these applications [10] , [37] , thus we can reasonably assume that τ ≪ RC, and exp (−τ/(RC)) ≈ 1 − τ/(RC). The feedback branch in the post filter of the SFG (Fig. 8(c) ) is now fully active and the previous sample strongly influences the present one. The frequency response is now as in Fig. 9(b) . exp (−τ/(RC)) → 1 causes large ripples both in H pre and H ⋆ post and at their gain peak they compensate the attenuation by the RC filter exactly. The resultant cascade transfer function H ⋆ exhibits a repeating bandpass characteristic. (9) can now be rewritten as
Using the identity 1 − e − jx ≡ 2 j sin (
2 , the right-hand side simplifies to
Suppose f in ≫ 1/(2πRC). Then the input voltage is diminished by a factor of ∼ (τ/(RC)) sinc( f in τ) by RC and pre-filters. After sampling, its image at or near DC is amplified again by the post-filter by a gain of (RC)/τ. Therefore, when the switch ON period τ is sufficiently narrow such that sinc( f in τ) ≈ 1, the signal attenuation by τ/(RC) before sampling is fully restored by the post-filter after sampling. Finally, assuming that an image of the input frequency f in lies at f out and f out ≪ f s = 1/T s , we can approximate exp (− jω out T s ) ≈ 1 − jω out T s . This leads to a further simplification in the P-M's transfer function:
The simplified SFG for this mode of operation is shown in Fig. 11 . The RC and pre-filters are merged into one sincshaped filter. The sinc and post-filters are distinguished by DC gains of τ/(RC) and (RC)/τ, respectively, whose product is 1. The sampled voltage traverses the 1 st -order lowpass filter whose bandwidth depends on both the RC time constant and the duty cycle D of sampling pulses. We call this operation mode as the passive mixer mode (P-M mode). (13) is consistent with the result in [37] , which however emerges from a cumbersome LPTV analysis.
Conversion from Discrete-to Continuous-Time
In the S/H use with A/D converters, the sampled discrete voltage is converted into a digital signal. Therefore the signal transfer function for the sampled output H ⋆ ( jω in ) is sufficient. In the mixer use, on the other hand, the entire continuous-time voltage waveform across the capacitance C matters, because this waveform is processed by subsequent analog circuits such as filters. To take into account the conversion of discrete-time samples V ⋆ out to a continuous-time waveform V out , a reconstruction block is needed in the SFG as illustrated in Fig. 11 for P-M mode.
For mixer use, while the switch is ON the FET-R-C output waveform is equal to the continuous output from a simple RC circuit. While the switch is OFF, on the other hand, the sampled output voltage is zero-order held. As illustrated in Fig. 12 , the entire continuous-time waveform v out (t) is the piecewise summation of these two waveforms written as
In this section we explain details of a formal procedure to construct this composite waveform in continuous-time.
A frequency-domain illustration of the SFG for this discrete-to continuous-time conversion procedure is summarized in Fig. 13 [35, Fig. 17 ], which is equivalent to the ones presented in [37] , [44] . The upper half is for V on = F [v on (t)] generation and the lower half is for
. Since for a simple RC circuit v on (t) is divided into a steady-state component v ss (t) and a transient component v tran (t), the upper part is further segmented into two paths forV ss andV tran respectively, where V on =V ss +V tran .
Firstly, Fig. 14 illustrates how V off ( f ) is calculated in the time and frequency domains. As shown in (a), while the switch is OFF v off (t) is a zero-order-held version of the discrete-time sampled voltage v ⋆ out (t), which is given by a convolution of v ⋆ out (t) and a rectangular window function given by Π ((t − (T s − τ)/2)/(T s − τ)). Since a convolution in time domain is a multiplication in frequency domain, V off in frequency domain is illustrated as in Fig. 14(b) , and is given by
Frequency f depends on which aliased frequency component in Fig. 14(b) is of interest. This frequency selection will be discussed later in this section. Secondly, while the switch is ON the steady-state part of the output waveform in time domainv ss (t) is recognized as the multiplication of the continuous waveform v ss (t) and a pulse train whose pulse width and period are τ and T s respectively, as illustrated in Fig. 15(a) . Since this pulse train in time domain is a result of a convolution of a rectangu- lar window function Π ((t + τ/2)/τ) and a unit impulse train ∑ ∞ k=−∞ δ(t − kT s ), in frequency domain it is given by
as shown in Fig. 15(b) . Therefore, the frequency-domain representation ofV ss ( f ) is given with a convolution bŷ
Since the steady-state waveform V ss has f in component only and is attenuated by the RC filter at f in , V ss ( f in ) in the above equation is a function of f in and is given by (17) again depends on which aliased frequency component is of interest. Here in this equation, the frequency of interest f is an outcome of a multiplication between the original f in and an impulse at k f s through a convolution as illustrated in Fig. 15(b) . 
and is transformed to
Supposing 
Since V ⋆ ss ( f in ) is a discrete-time sampled voltage, it has aliased frequency components as illustrated in Fig. 16(b) . The entire time-domain waveform of the transient componentv tran (t) is expressed by a convolution of the initial voltage v ⋆ tran (t) and a windowed exponential decay function exp(−t/(RC)) × Π ((t − τ/2)/τ) as illustrated in Fig. 16(a) . With Fourier transformation
.
Thus in frequency domainV tran ( f ) is given bŷ
From the SFG in Fig. 13 and using (15), (17), and (22), the entire continuous output waveform in the frequency domain is
In the following subsections, we will discuss the procedures to extract the f out and f in components, respectively.
Extraction of f out Component
Both in S/H and passive mixer uses, the wanted output frequency f out is normally at baseband. For V off andV tran , we can obtain f out component just by replacing f with f out in (15) and (22) . (22) is then calculated by using ζ = −M f s in (20) supposing (1) and that f out is at baseband. Therefore,V tran ( f out ) is given bŷ
Similarly forV ss , we also replace ζ in (17) with −M f s . Thuŝ 
Under the same assumption,V ss is given bŷ
As a result, for S/H V out ( f out ) is given by
f out = f in spans within the 1 st Nyquist band [0, f s /2] in typical S/H uses. In a special case when f in is low frequency near DC, the above equation further simplifies to
With a practical design of the narrowband P-M, we can reasonably assume that τ ≪ RC, f out ≪ 1/(2πRC) ≪ f in , and f out ≪ f s . Thus with the narrowband output f out at baseband, the OFF state output voltage V off is approximated as
Since 1/(2πRC) ≪ f in , the terms V in ( f in )/(1 + j2π f in RC) both inV ss andV tran are heavily attenuated and have negligible contributions. ThusV ss ≈ 0, andV tran is approximated using exp(−τ/(RC)) ∼ 1 − τ/(RC) aŝ
Thus, from (23) the entire continuous output waveform in frequency domain is given by
where H ⋆ ( jω in ) is given by (9) . The first term of the above equation corresponds to the steady-state output waveform for switch-ON period, and the second term to the RC-filtered waveform of the zero-order held version of the sampled voltages for switch-OFF period.
Experimental Comparison
First, we verify the accuracy of the unified FET-R-C transfer function in (9) by comparing it with measurements presented in [1, Fig. 10 ], which plot the frequency response with a fixed RC time constant and two different switch-ON periods τ. Figure 17 compares the frequency response from our unified transfer function with measured results for R = 1250 Ω, C = 180 pF, and f s = 340 kHz. Figure 17 (a) uses τ = 1.1µs, which corresponds to the S/H mode because τ/(RC) ≈ 4.9; (b) uses τ = 400ns when τ/(RC) ≈ 1.8, which places the operation closer to P-M mode. In these figures, the gain calculated by (9) is overlaid with solid thick lines on top of the curves from [1] . In the case of (a), the FET-R-C transfer characteristic closely follows a simple RC lowpass filter, as expected from our analysis. In the case of (b), on the other hand, a ripple characteristic is expected due to the non-negligible exp (−τ/(RC)) terms in the pre-and post-filters. The complete agreement with the measurement results proves the accuracy of our analysis.
Next, we compare our analysis with periodic steadystate simulation in Spectre RF [45] . For the simulation, we used the circuit of Fig. 1(b) with an ideal switch, a voltage source, a resistor, and a capacitor. Figures 18(a) and (b) plot the transfer function for S/H and P-M modes calculated using (9) with lines, and the simulation results with points. R = R s + R on = 50 Ω is used. The sampling frequency is f s = 100 MHz for convenience. In Fig. 18 (a) D is fixed to 0.5 for the S/H example as the sampling capacitance C is varied from 2 pF to 100 pF to shrink the RC bandwidth progressively. When C becomes larger than 60 pF, ripple appears in the transfer characteristics as exp (−τ/(RC)) becomes non-negligible. This now departs from an ideal S/H. In Fig. 18(b) , the input frequency is f in = M · f s + f out where f s = 100 MHz and M = 1, assuming use as a passive sampling mixer is intended. This graph plots the results by changing both capacitance C and duty cycle D while keeping the effective bandwidth of the P-M constant, D/(2πRC) ≈ 16 MHz (see (13) ). It is seen that the −3dB bandwidth in all cases remains constant at 16 MHz and the gain to an output translated in frequency to DC is sinc(D). In both S/H and P-M cases, these comparisons show complete agreement between simulation and analysis.
Conclusion
This paper has presented a useful design-oriented analysis of FET-R-C circuits. A simple signal flow graph (SFG) captures the FET-R-C circuit's action completely across a wide range of parameters. Based on our analysis, the FET-R-C circuit behavior may be understood as the cascade of three filtering functions interposed with an ideal sampling action. The SFG pinpoints where the sampling action is located among these filters, thus precisely describing the signal transfer characteristic including frequency translation. It becomes clear how, by changing parameter values, the same circuit can work as either a wideband S/H or as a bandpass P-M. The signal transfer characteristic of the singlepath FET-R-C circuit has been described and verified by circuit simulations and comparisons with published measurements. The waveform reconstruction procedure for the complete waveform from the discrete-time sampled voltage has been described in detail.
